

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|---|----------------|----------------------|-------------------------|------------------|
| 09/922,153 | 08/06/2001 | Dov Moran | M01/20 | 3977 |
| 7590 01/28/2004 | | | EXAMINER | |
| MARK M. FI | RIEDMAN | | VITAL, PIERRE M | |
| DR. MARK FRIEDMAN LTD. C/O DISCOVERY DISPATCH 9003 FLORIN WAY | | | ART UNIT | PAPER NUMBER |
| | | | 2188 | 1 |
| UPPER MARI | BORO, MD 20772 | | DATE MAILED: 01/28/2004 | 1 1 |

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

| () · · · | Application No. | Applicant(s) | | | |
|--|---|--|--|--|--|
| | 09/922,153 | MORAN, DOV | | | |
| Office Action Summary | Examiner | Art Unit | | | |
| | Pierre M. Vital | 2188 | | | |
| The MAILING DATE of this communication app Period for Reply | ears on the cover sheet with the c | correspondence address | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status | 36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE | nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133). | | | |
| 1) Responsive to communication(s) filed on 24 De | ecember 2003. | | | | |
| 2a) This action is FINAL . 2b) This | action is non-final. | | | | |
| 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. | | | | | |
| Disposition of Claims | | | | | |
| 4) ☐ Claim(s) 1 and 3-35 is/are pending in the application 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or | wn from consideration. | | | | |
| Application Papers | · | | | | |
| 9) The specification is objected to by the Examine | r. | | | | |
| 10) \boxtimes The drawing(s) filed on <u>30 July 2003</u> is/are: a) \boxtimes accepted or b) \square objected to by the Examiner. | | | | | |
| | Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). | | | | | |
| 11) The oath or declaration is objected to by the Ex | taminer. Note the attached Office | Action or form PTO-152. | | | |
| Priority under 35 U.S.C. §§ 119 and 120 | · · · · · · · · · · · · · · · · · · · | | | | |
| 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list 13) Acknowledgment is made of a claim for domestic since a specific reference was included in the first 37 CFR 1.78. a) The translation of the foreign language pro 14) Acknowledgment is made of a claim for domestic reference was included in the first sentence of the sentenc | s have been received. s have been received in Applicate rity documents have been received (PCT Rule 17.2(a)). of the certified copies not received priority under 35 U.S.C. § 119(ast sentence of the specification of the | ion No ed in this National Stage ed. e) (to a provisional application) r in an Application Data Sheet. eeived. and/or 121 since a specific | | | |
| Attachment(s) | | | | | |
| 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) | 5) Notice of Informal F | (PTO-413) Paper No(s) Patent Application (PTO-152) | | | |

Art Unit: 2188

DETAILED ACTION

Continued Prosecution Application

1. The request filed on December 24, 2003 for a Continued Prosecution Application (CPA) under 37 CFR 1.53(d) based on parent Application No. 09/922,153 is acceptable and a CPA has been established. An action on the CPA follows.

Response to Amendment

- 2. This Office Action is in response to applicant's communication filed December 24, 2003 in response to PTO Office Action mailed December 9, 2003. The Applicant's remarks and amendments to the claims and/or the specification were considered with the results that follow.
- 3. Claims 1 and 3-35 have been presented for examination in this application. In response to the last Office Action, claims 1, 12, 18, 20, 21 have been amended. Claims 29-35 have been added. As a result, claims 1 and 3-35 are now pending in this application.

Drawings

4. The drawing corrections to Fig. 1 received on July 30, 2003 are accepted.

Art Unit: 2188

Claim Objections

5. Claim 3 is objected to because of the following informalities:

The dependency of claim 3 on claim 2 is erroneous since claim 2 has been canceled. It appears that claim 3 should be amended to depend on claim 1.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 7. Claims 22 and 23 are rejected under 35 U.S.C. 102(b) as being anticipated by Garfunkel et al (US6,615,404).

As per claim 22, Garfunkel discloses a method for booting a system, the system featuring a processor for executing boot code, the method comprising:

providing a flash based unit in the system for storing the boot code to be executed [flash memory 12 stores boot instructions; col. 5, lines 12-15], said flash-based unit comprising a flash memory of a restricted type, being characterized in that code cannot be directly executed from said flash memory [software can not be run form the flash memory 12; col. 7, lines 5-8], and a volatile memory component for receiving a portion of the boot code to be executed [boot segment is copied in RAM 13; col. 7, lines 27-30], said portion of

Art Unit: 2188

the boot code being for basic initialization of the system and containing a command for copying a second portion of the code [initialization continues from RAM; a new downloading and programming process is enabled; col. 7, lines 27-38]; executing said first portion of the boot code by said processor to boot the system [the RAM enables the controller to operate the system; col. 4, lines 46-52].

As per claim 23, Garfunkel discloses transferring a second portion of the code to said volatile memory component for booting the system [col. 7, lines 27-38].

Claim Rejections - 35 USC § 103

- 8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 9. Claims 1, 10-13, 16-18, 20-21 and 29-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brown et al (US6,201,739) and Kakinuma et al (US5,640,349) and further in view of Garner (US6,549,482).

As per claims 1, 12, 18, 20 and 21, Brown discloses a flash-based unit for providing code to be executed by an external processor that is in communication with the flash based unit by a first bus, the flash based unit comprising a flash memory for

Art Unit: 2188

storing the code to be executed [flash EPROM stores both code and data; col. 9, line 50], said flash memory being of a type such that the code cannot be executed in place from said flash memory [although a flash EPROM is used, NAND flash may be used as well; col. 5, lines 30-33]; a volatile memory component for receiving at least a portion of the code to be executed, such that at least said portion of the code is executed by the external processor from said volatile memory component [the code of the flash memory is copied to volatile memory where the processor can satisfy the code fetch request; col. 4, lines 4-8].

However, although Brown discloses that the volatile memory and the flash EPROM could be coupled to the processor via separate buses [col. 3, lines 64-65], the reference does not specifically teach a logic, separate from the external processor, for receiving command to move said at least portion of the code from said flash memory to said volatile memory component; and a second bus, separate from said first bus, whereby said logic moves said at least portion of the code from said flash memory to said volatile memory component; and that a processor could execute code resident in volatile memory as recited in the claims.

Kakinuma discloses a logic, separate from the external processor, for receiving command to move said at least portion of the code from said flash memory to said volatile memory component [flash memory controller 2 controls read/write to/from flash memory based on command by host computer, Fig. 1A, 1B, col. 1, line 35 – col. 2, line 3]; and a second bus, separate from said first bus, whereby said logic moves said at least portion of the code from said flash memory to said volatile memory component [note that the flash memory 4 communicates with S-RAM 3 and host 1 through a separate bus; Fig. 3].

Art Unit: 2188

Garner discloses a processor could execute code resident in volatile memory [the code can be executed from RAM; col. 2, lines 30-34].

It would have been obvious to one of ordinary skill in the art, having the teachings of Brown and Kakinuma and Garner before him at the time the invention was made, to modify the system of Brown to include a logic, separate from the external processor, and a separate bus for communication between the flash memory and the volatile memory because a separate logic functions to control write/read operation to/from a flash memory based upon a command by a host processor (Kakinuma, col. 1, lines 35-37); using a separate bus is well known to benefit by improving system throughput; and executing code resident in volatile memory is well known to benefit by allowing the processor to perform an executable command instruction to the flash device while reading the code from RAM (Garner, col. 2, lines 36-37).

As per claims 10 and 16, Brown discloses a volatile memory component selected from the group consisting of SRAM or DRAM [col. 4, lines 1-3].

As per claim 11 and 17, Garner discloses the initialization code is boot code [col. 2, lines 38-42].

As per claim 13, Brown discloses a restricted non-volatile memory is a flash memory [col. 5, lines 30-32].

As per claims 29 and 30, Brown discloses a port for providing to the external processor said at least portion of the code received by said volatile memory component [port located between host computer 1 and host computer interface control 5; Fig.3].

Art Unit: 2188

10. Claims 3-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brown et al (US6,201,739) and Kakinuma et al (US5,640,349) and further in view of Garner (US6,549,482) and Anderson et al (US6,295,577).

As per claim 3, the combination of Brown and Kakinuma and Garner discloses the claimed invention as detailed above in the previous paragraphs. However, Brown and Kakinuma and Garner do not specifically teach a power storage for storing at least a limited amount of power for supplying power to the flash-based unit if power is not otherwise available, power being drawn form said power storage when said logic determines that said power is not otherwise available as recited in the claim.

Anderson discloses a power storage for storing at least a limited amount of power for supplying power to the flash-based unit if power is not otherwise available, power being drawn form said power storage when said logic determines that said power is not otherwise available [power is supplied to the non-volatile memory upon loss of power; col. 6, lines 2-6].

As per claim 4, the combination of Brown and Kakinuma and Garner discloses the claimed invention as detailed above in the previous paragraphs. However, the combination of Brown and Kakinuma and Garner does not specifically teach a power storage providing only sufficient power to write data in said volatile memory to said flash memory as recited in the claim.

Art Unit: 2188

Anderson discloses a power storage providing only sufficient power to write data in said volatile memory to said flash memory [data is stored from volatile memory to non-volatile memory upon detection of loss of power; col. 5, lines 61-67].

As per claim 5, the combination of Brown and Kakinuma and Garner discloses the claimed invention as detailed above in the previous paragraphs. However, the combination of Brown and Kakinuma and Garner does not specifically teach the power storage is a capacitor as recited in the claim.

Anderson discloses the power storage is a capacitor [col. 3, lines 62-63].

It would have been obvious to one of ordinary skill in the art, having the teachings of the combination of Brown and Kakinuma and Garner and Anderson before him at the time the invention was made, to modify the system of Brown and Kakinuma and Garner to include a power storage for storing at least a limited amount of power for supplying power to the flash-based unit if power is not otherwise available, power being drawn form said power storage when said logic determines that said power is not otherwise available; a power storage providing only sufficient power to write data in said volatile memory to said flash memory and the power storage is a capacitor because it would have decreased system cost by using a back EMF to power the non-volatile memory rather than battery based systems [col. 5, lines 10-14] as taught by Anderson.

Art Unit: 2188

11. Claims 6 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brown et al (US6,201,739) and Kakinuma et al (US5,640,349) and further in view of Garner (US6,549,482) and Mills et al (US6,385,688).

As per claims 6 and 7, the combination of Brown and Kakinuma and Garner discloses the claimed invention as detailed above in the previous paragraphs. However, the combination of Brown and Kakinuma and Garner does not specifically teach a single chip or die for containing all components of a flash based unit as recited in the claims.

Mills discloses a single chip or die for containing all components of a flash based unit [col. 20, lines 1-4].

It would have been obvious to one of ordinary skill in the art, having the teachings of the combination of Brown and Kakinuma and Garner and Mills before him at the time the invention was made, to modify the system of the combination of Brown and Kakinuma and Garner to include a single chip or die for containing all components of a flash based unit because it would have improved system performance by reducing or eliminating the lengthy process of obtaining information from disk when power is turned on [col. 9, lines 15-20] as taught by Mills.

Art Unit: 2188

12. Claims 8-9 and 14-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brown et al (US6,201,739) and Kakinuma et al (US5,640,349) and further in view of Garner (US6,549,482) and Nakata (US6,523,101).

As per claims 8 and 14, the combination of Brown and Kakinuma and Garner discloses the claimed invention as detailed above in the previous paragraphs. However, the combination of Brown and Kakinuma and Garner does not specifically teach a flash memory only permitting data to be read in one or more specific sizes of blocks as recited in the claim.

Nakata discloses a flash memory only permitting data to be read in one or more specific sizes of blocks [ROM indicates copy size of initialization data to be stored into RAM; col. 3, lines 41-44].

It would have been obvious to one of ordinary skill in the art, having the teachings of the combination of Brown and Kakinuma and Garner and Nakata before him at the time the invention was made, to modify the system of the combination of Brown and Kakinuma and Garner to include a flash memory only permitting data to be read in one or more specific sizes of blocks because it would have increased execution speed of the program by allowing the text codes stored on the ROM to be copied once into the RAM [col. 1, lines 43-46] as taught by Nakata.

As per claims 9 and 15, Brown discloses a flash memory is a NAND-type flash memory [although a flash EPROM is used, NAND flash may be used as well; col. 5, lines 30-33].

Art Unit: 2188

13. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Garfunkel et al (US6,615,404) and Chieng et al (US6,035,346).

As per claims 19, Garfunkel discloses a method for booting a system, the system featuring a processor for executing boot code, the method comprising:

providing a flash based unit in the system for storing the boot code to be executed [col. 5, lines 12-15], said flash-based unit comprising a flash memory of a restricted type, being characterized in that code cannot be directly executed from said flash memory [col. 7, lines 5-8], and a volatile memory component for receiving a portion of the boot code to be executed [col. 7, lines 27-30], said portion of the boot code being for basic initialization of the system [col. 7, lines 27-32];

However, Garfunkel does not specifically teach sending a busy signal to said processor; transferring said portion of the boot code to said volatile memory component; removing said busy signal; and executing the portion of the code to boot the system as recited in the claim.

Chieng discloses sending a busy signal to said processor [col. 3, lines 33-35]; transferring said portion of the boot code to said volatile memory component [col. 3, lines 36-39]; removing said busy signal [col. 3, lines 42-44]; and executing the portion of the code to boot the system [col. 3, lines 45-49].

Since the use of a busy state is well known, and since a busy state prevents reprogramming instruction errors, an artisan would have been motivated to implement a busy state in the system of Garfunkel. Thus, it would have been obvious to one of ordinary skill in the art, having the teachings of Garfunkel and Chieng before him at the

Art Unit: 2188

time the invention was made, to modify the system of Garfunkel to use a busy state because a busy state is well known to benefit by preventing reprogramming instruction errors.

14. Claims 24-28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Garfunkel et al (US6,615,404) and Lee (US6,370,645)

As per claims 24-28, Garfunkel discloses the claimed invention as detailed per claim 22 above in the previous paragraphs. However, Garfunkel does not specifically teach that the volatile memory is large enough to store portion of the boot code only sufficient for basic initialization of a system as recited in the claims.

Lee discloses the use of a volatile memory is large enough to store at least portion of a boot code only sufficient for basic initialization of a system to easily correct a bug and appropriately cope with the demand for upgrading in relation to the process test, reliability and compatibility [col. 2, lines 16-20; col. 3, line 49 – col. 4, line 29]. Since a volatile memory is large enough to store at least portion of a boot code only sufficient for basic initialization of a system benefits by easily correcting a bug and appropriately coping with the demand for upgrading in relation to the process test, reliability and compatibility, an artisan would have been motivated to implement a volatile memory is large enough to store at least portion of a boot code only sufficient for basic initialization of a system in the system of Garfunkel. Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to use a volatile memory is large

enough to store at least portion of a boot code only sufficient for basic initialization of a system because it was well known to benefit with easily correcting a bug and appropriately coping with the demand for upgrading in relation to the process test, reliability and compatibility as taught by Lee.

15. Claims 31-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brown et al (US6,201,739) and Kakinuma et al (US5,640,349) and further in view of Garfunkel et al (US6,615,404).

As per claims 31-35, Brown discloses a flash-based unit for providing code to be executed by an external processor that is in communication with the flash based unit by bus, the flash based unit comprising a flash memory for storing the code to be executed [flash EPROM stores both code and data; col. 9, line 50], said flash memory being of a type such that the code cannot be executed in place from said flash memory [although a flash EPROM is used, NAND flash may be used as well; col. 5, lines 30-33]; a volatile memory component for receiving at least a portion of the code to be executed, such that at least said portion of the code is executed by the external processor from said volatile memory component [the code of the flash memory is copied to volatile memory where the processor can satisfy the code fetch request; col. 4, lines 4-8].

However, Brown does not specifically teach a logic, separate from the external processor, for receiving command to move said at least portion of the code from said

Art Unit: 2188

flash memory to said volatile memory component upon receipt of a power-on signal as recited in the claim.

Kakinuma discloses a logic, separate from the external processor, for receiving command to move said at least portion of the code from said flash memory to said volatile memory component [flash memory controller 2 controls read/write to/from flash memory based on command by host computer, Fig. 1A, 1B, col. 1, line 35 – col. 2, line 3]. Since the technology for implementing a logic separate from a processor for moving data was well known, and since a separate logic functions to control write/read operation to/from a flash memory based upon a command by a host processor, an artisan would have been motivated to implement a logic separate from a processor in the system of Brown.

However Kakinuma does not specifically teach the use of a power-on signal to move code data from said flash memory to said volatile memory component as recited in the claim.

Garfunkel discloses moving code data from a flash memory to a volatile memory component upon power-on [col. 5, lines 12-15]. Since the technology for implementing moving code data from a flash memory to a volatile memory component upon power-on was well known, and since moving code data from a flash memory to a volatile memory component upon power-on eliminates a situation where the flash memory contains only corrupted or incomplete software version, an artisan would have been motivated to implement moving code data from a flash memory to a volatile memory component upon power-on in the system of Brown and Kakinuma.

Art Unit: 2188

Thus, it would have been obvious to one of ordinary skill in the art at the time of the invention to use a logic separate from a processor for moving data, because a logic separate from a processor was well known to benefit by control write/read operation to/from a flash memory based upon a command by a host processor as taught by Kakinuma; and to move code data from a flash memory to a volatile memory component upon power-on, because move code data from a flash memory to a volatile memory component upon power-on was well known to benefit by eliminating a situation where the flash memory contains only corrupted or incomplete software version as taught by Garfunkel.

Response to Arguments

Applicant's arguments with respect to claims 1 and 3-35 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

16. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is required under 37 C.F.R. § 1.111 (c) to consider these references fully when responding to this action. The documents cited therein teach transferring boot code form flash memory to volatile memory at power-on; a volatile memory is large enough to store at least portion of a boot code only sufficient for basic initialization of a system.

Application/Control Number: 09/922,153 Page 16

Art Unit: 2188

17. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pierre M. Vital whose telephone number is (703) 306-5839. The examiner can normally be reached on Mon-Fri, 8:30 am - 6:00 pm, alternate Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703) 306-2903. The fax phone number for the organization where this application or proceeding is assigned is (703) 746-7239.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-9000.

Pierre M. Vital Art Unit 2188 January 22, 2004